M.S New Admission open for Batch - 5 (2011-12). Limited seats only MS-Project Report Format
 
   
 

 

 

 

 

 

   
 
  MASTER OF SCIENCE IN ASIC DESIGN
 

SCHEME OF EXAMINATION for Master of Science in ASIC DESIGN

 

Paper

NAME OF THE SUBJECT

DURATION OF EXAM IN HOURS

MARKS FOR

IA

EXAM

TOTAL

Paper 1

BASIC VLSI & ANALOG DESIGN

3

20

80

100

Paper 2

ASIC DESIGN

3

20

80

100

Paper 3

CAD TOOL FOR VLSI

3

20

80

100

Paper 4

ELECTIVE I

3

20

80

100

Paper 5

ELECTIVE II

3

20

80

100

Total:

15

100

400

500


Elective – I

Elective - II

1.DIGITAL CIRCUIT DESIGN USING VERILOG

1. PLD AND FPGA

2. RF MICRO ELECTRONIC CHIP DESIGN

2. LOW POWER VLSI DESIGN

FINAL

Paper

NAME OF THE SUBJECT

DURATION OF EXAM IN HOURS

MARKS FOR

IA

EXAM

TOTAL

Paper 6

VLSI TECHNOLOGY & SYSTEM ON CHIP

3

20

80

100

Paper 7

ELECTIVE III

3

20

80

100

Paper 8

PROJECT WORK

THESIS EVAL. &

VIVA VOCE

 

-

 

100

 

300

100

500

Total:

140

560

700


Elective III

VLSI and DSP-Driven Computer Systems

Nanoelectronics

GRAND TOTAL: PREVIOUS + FINAL = 1200

Download Scheme and Syllabus

Home :: About RVCCT :: Correspondence Courses :: PHD Programs :: News

Best Viewed In 800 * 600 Copy Rights @ 2008 rvcct.ac.in All Rights Reserved. Designed & Developed by Crystal hues Limited
Sitemap Contact us E-mail